

## Channel board versions

Ver. 1.0 ESR wirewrapped proto (Mixer & filter board), 1994

Ver. 1.1 ESR Printed Circuit Board, 1995

Ver. 1.2 KST proto (PCB), 12/1999

Differences to Ver 1.1

- 32bit wide data busses, 4 times more buffer memory, FPDP interface to the ADC

Ver. 1.3 , 4/2000

Differences to Ver 1.2

- (NCO) loading is phase-locked to (30 MHz) , better decoupling capacitors of the data tranceivers, I/O-function 7H (Read the status register) changed to 8H and I/O-function FH (Reset) changed to 9H.

Ver. 1.4 6/2000

Differences to Ver 1.3

- ADC select is possible from the RC or from the control SW




Front Panel Data Port (FPDP)  
connector (ADC1- and ADC2-  
data + sample clock)

Light, when the RC has released  
the A-side buffer memory for VME read

Light, when the RC has released  
the B-side buffer memory for VME read

Light, when the sample gate is opened!

Light, when the board is selected for  
read, write, loading etc. from the VME



**JP6 (The size of AD1 data output word)**

7-8	X	-	-	-	-	-
5-6	X	X	-	-	-	-
3-4	X	X	X	-	-	-
1-2	X	X	X	X	-	-

12 bit ADC, 13 bit ADC, 14 bit ADC, 15 bit ADC, 16 bit ADC


X = jumper connected

**JP7 (The size of AD2 data output word)**

7-8	X	-	-	-	-	-
5-6	X	X	-	-	-	-
3-4	X	X	X	-	-	-
1-2	X	X	X	X	-	-

12 bit ADC, 13 bit ADC, 14 bit ADC, 15 bit ADC, 16 bit ADC

X = jumper connected

**Test Points (always pair: active signal + GND)**

- TP1 = FIRCLK
- TP2 = CLK\_in
- TP3 = Reset
- TP4 = CHON
- TP5 = R-RDY
- TP6 = WR
- TP7 = RD
- TP8 = NC0-reset
- TP9 = NCO-load
- TP10 = Astart

■ = Default settings