

Channel board versions

Ver. 1.0 ESR wirewrapped proto (Mixer & filter board), 1994

Ver. 1.1 ESR Printed Circuit Board, 1995

Ver. 1.2 KST proto (PCB), 12/1999

Differences to Ver 1.1

- 32bit wide data busses, 4 times more buffer memory, FPDP interface to the ADC

Ver. 1.3 , 4/2000

Differences to Ver 1.2

- (NCO) loading is phase-locked to (30 MHz) , better decoupling capacitors of the data transceivers, I/O-function 7H (Read the status register) changed to 8H and I/O-function FH (Reset) changed to 9H.

Ver. 1.4 6/2000

Differences to Ver 1.3

- ADC select is possible from the RC or from the control SW




Front Panel Data Port (FPDP) connector (ADC1- and ADC2-data + sample clock)

Light, when the RC has released the A-side buffer memory for VME read

Light, when the RC has released the B-side buffer memory for VME read

Light, when the sample gate is opened!

Light, when the board is selected for read, write, loading etc. from the VME



JP6 (The size of AD1 data output word)

7-8	X	-	-	-	-
5-6	X	X	-	-	-
3-4	X	X	X	-	-
1-2	X	X	X	X	-

12 bit ADC, 13 bit ADC, 14 bit ADC, 15 bit ADC, 16 bit ADC


X = jumper connected

JP7 (The size of AD2 data output word)

7-8	X	-	-	-	-
5-6	X	X	-	-	-
3-4	X	X	X	-	-
1-2	X	X	X	X	-

12 bit ADC, 13 bit ADC, 14 bit ADC, 15 bit ADC, 16 bit ADC

X = jumper connected



JP5 (Selects the source of the FIR clock)
 1-2 FIRCLK from the backplane connector
 2-3 FIRCLK from the SMC-connector of the front panel

JP9 (Selects the ADCs' control source)
 1-2 ADCs SW selection is controlled from the VME interface board
 2-3 ADCs SW selection is controlled from the RC
 NOTE: Data input jumper 8 had to be connected as advised below!

JP8 (The data input configuration)
 1-2 & 4-5 Data source (AD1 or AD2) can be selected from SW via the RC or via the VME-interface board (see JP9)
 2-3 AD2 as a fixed data source for the board
 3-4 AD1 as a fixed data source for the board

JP4 (Selects the source of the sample clock)
 1-2 Pstrobe from the FPDP-connector
 2-3 Sample CLK from the SMC connector

JP2 (Possible to invert the RC signal Running)
 1-2 Running NOT inverted
 2-3 Running inverted

JP1 (Possible select the sources of the address counter Load and Clear signals)
 7-8 Not in use
 5-6 RC STFIR connected to the address counter Load
 3-4 RC Bufflip connected to the address counter Load
 1-2 RC Bufflip connected to the address counter Clear

JP3 (Possible to invert the RC signal NCO-Load)
 1-2 NCO-Load NOT inverted
 2-3 NCO-Load inverted

- Test Points (always pair: active signal + GND)**
- TP1 = FIRCLK
 - TP2 = CLK_in
 - TP3 = Reset
 - TP4 = CHON
 - TP5 = R-RDY
 - TP6 = WR
 - TP7 = RD
 - TP8 = NCO-reset
 - TP9 = NCO-load
 - TP10 = Astart

■ = Default settings